� ���}8��(��� ti,am33xx + 7EETS,PDU001chosen=/ocp/serial@481a6000aliasesI/ocp/i2c@44e0b000N/ocp/i2c@4802a000S/ocp/i2c@4819c000X/ocp/serial@44e09000`/ocp/serial@48022000h/ocp/serial@48024000p/ocp/serial@481a6000x/ocp/serial@481a8000�/ocp/serial@481aa000�/ocp/can@481cc000�/ocp/can@481d0000�/ocp/usb@47400000/usb@47401000�/ocp/usb@47400000/usb@47401800#�/ocp/usb@47400000/usb-phy@47401300#�/ocp/usb@47400000/usb-phy@47401b00&�/ocp/ethernet@4a100000/slave@4a100200&�/ocp/ethernet@4a100000/slave@4a100300�/ocp/spi@48030000�/ocp/spi@481a0000cpus+cpu@0arm,cortex-a8�cpu����cpu��� opp-tableoperating-points-v2-ti-cpu opp50-300000000(� /~�4��(=Nopp100-275000000(d*� /��r��=�Nopp100-300000000(� /��r��= Nopp100-500000000(�e /��r��=��opp100-600000000(#�F /��r��=@opp120-600000000(#�F /O����@=��opp120-720000000(*�T /O����@=�oppturbo-720000000(*�T /9��p�P=��oppturbo-800000000(/� /9��p�P=oppnitro-1000000000(;�� /7��D�L=pmu@4b000000arm,cortex-a8-pmuZ�Kedebugsssocti,omap-inframpu ti,omap3-mpuempuoocp simple-bus+wel3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus+ wD�(wkup_m3@100000ti,am3352-wkup-m3�@  ~umemdmemewkup_m3�am335x-pm-firmware.elf $prcm@200000ti,am3-prcmsimple-bus� @+ w @clocks+clk_32768_ck� fixed-clock�� clk_rc32k_ck� fixed-clock�} virt_19200000_ck� fixed-clock�$� virt_24000000_ck� fixed-clock�n6 virt_25000000_ck� fixed-clock�}x@ !virt_26000000_ck� fixed-clock���� "tclkin_ck� fixed-clock�� dpll_core_ck@490�ti,am3-dpll-core-clock� ��\h dpll_core_x2_ck�ti,am3-dpll-x2-clock�  dpll_core_m4_ck@480�ti,divider-clock� ���� dpll_core_m5_ck@484�ti,divider-clock� ���� dpll_core_m6_ck@4d8�ti,divider-clock� ����dpll_mpu_ck@488�ti,am3-dpll-clock� �� , dpll_mpu_m2_ck@4a8�ti,divider-clock�����dpll_ddr_ck@494�ti,am3-dpll-no-gate-clock� ��4@ dpll_ddr_m2_ck@4a0�ti,divider-clock� ���� dpll_ddr_m2_div2_ck�fixed-factor-clock� ��dpll_disp_ck@498�ti,am3-dpll-no-gate-clock� ��HT dpll_disp_m2_ck@4a4�ti,divider-clock� ����� dpll_per_ck@48c�!ti,am3-dpll-no-gate-j-type-clock� ��p� dpll_per_m2_ck@4ac�ti,divider-clock����� dpll_per_m2_div4_wkupdm_ck�fixed-factor-clock���dpll_per_m2_div4_ck�fixed-factor-clock���clk_24mhz�fixed-factor-clock��� clkdiv32k_ck�fixed-factor-clock����l3_gclk�fixed-factor-clock��� pruss_ocp_gclk@530� ti,mux-clock��0mmu_fck@914�ti,gate-clock��� timer1_fck@528� ti,mux-clock�8�( ;timer2_fck@508� ti,mux-clock�8� <timer3_fck@50c� ti,mux-clock�8� timer4_fck@510� ti,mux-clock�8�timer5_fck@518� ti,mux-clock�8�timer6_fck@51c� ti,mux-clock�8�timer7_fck@504� ti,mux-clock�8�usbotg_fck@47c�ti,gate-clock���|dpll_core_m4_div2_ck�fixed-factor-clock��� ieee5000_fck@e4�ti,gate-clock����wdt1_fck@538� ti,mux-clock�8�8l4_rtc_gclk�fixed-factor-clock���l4hs_gclk�fixed-factor-clock���l3s_gclk�fixed-factor-clock���l4fw_gclk�fixed-factor-clock���l4ls_gclk�fixed-factor-clock��� #sysclk_div_ck�fixed-factor-clock���cpsw_125mhz_gclk�fixed-factor-clock��� Ecpsw_cpts_rft_clk@520� ti,mux-clock��  Fgpio0_dbclk_mux_ck@53c� ti,mux-clock�8�<lcd_gclk@534� ti,mux-clock ��4� mmc_clk�fixed-factor-clock���gfx_fclk_clksel_ck@52c� ti,mux-clock���, gfx_fck_div_ck@52c�ti,divider-clock��,�sysclkout_pre_ck@700� ti,mux-clock� � clkout2_div_ck@700�ti,divider-clock���� clkout2_ck@700�ti,gate-clock���clockdomainsl4_per_cm@0 ti,omap4-cm�+ wclk@14 ti,clkctrl�<� l4_wkup_cm@400 ti,omap4-cm�+ wclk@4 ti,clkctrl���mpu_cm@600 ti,omap4-cm�+ wclk@4 ti,clkctrl��l4_rtc_cm@800 ti,omap4-cm�+ wclk@0 ti,clkctrl��gfx_l3_cm@900 ti,omap4-cm� + w clk@4 ti,clkctrl��l4_cefuse_cm@a00 ti,omap4-cm� + w clk@20 ti,clkctrl� �scm@210000ti,am3-scmsimple-bus�! +  w! pinmux@800pinctrl-single�8+  8Udefaultcpinmux_i2c0_pinsm�0�0 /pinmux_i2c1_pinsmX2\2 1pinmux_i2c2_pinsmP2T2 2pinmux_spi1_pins m� � �#�  =pinmux_uart0_pinsmlp0t +pinmux_uart1_pinsm�0� -pinmux_uart3_pinsm`1d .pinmux_clkout2_pinm� cpsw_default�m( ((( $(,(0(4(8(<(@(@ D)H L P T X)\)`)d)h)l)p)t)x) Gdavinci_mdio_defaultmH0L Hpinmux_mmc1_pins0m�0�0�0�000 5pinmux_mmc2_pins8m 1111�2�2�/ 6lcd_pins_s0�m�������������������� Jpinmux_dcan0_pinsmx |" 9scm_conf@0sysconsimple-bus�+ w clocks+sys_clkin_ck@40� ti,mux-clock� !"��@ adc_tsc_fck�fixed-factor-clock���dcan0_fck�fixed-factor-clock��� 8dcan1_fck�fixed-factor-clock��� :mcasp0_fck�fixed-factor-clock���mcasp1_fck�fixed-factor-clock���smartreflex0_fck�fixed-factor-clock���smartreflex1_fck�fixed-factor-clock���sha0_fck�fixed-factor-clock���aes0_fck�fixed-factor-clock���rng_fck�fixed-factor-clock���ehrpwm0_tbclk@44e10664�ti,gate-clock�#��d Behrpwm1_tbclk@44e10664�ti,gate-clock�#��d Cehrpwm2_tbclk@44e10664�ti,gate-clock�#��d Dwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc�$$ZN�$�%&dma-router@f90ti,am335x-edma-crossbar��@�� �' 3clockdomainsinterrupt-controller@48200000ti,am33xx-intc���H  edma@49000000ti,edma3-tpccetpcc�I ~edma3_cc Z '�edma3_ccintedma3_mperredma3_ccerrint�@��()*� 'tptc@49800000ti,edma3-tptcetptc0�I�Zp�edma3_tcerrint (tptc@49900000ti,edma3-tptcetptc1�I�Zq�edma3_tcerrint )tptc@49a00000ti,edma3-tptcetptc2�I�Zr�edma3_tcerrint *gpio@44e07000ti,omap4-gpioegpio1 ���D�pZ`gpio@4804c000ti,omap4-gpioegpio2 ���H�Zb ,gpio@481ac000ti,omap4-gpioegpio3 ���H�Z  7gpio@481ae000ti,omap4-gpioegpio4 ���H�Z>serial@44e09000ti,am3352-uartti,omap3-uarteuart1��l�D�� ZH(okay/''4txrxUdefaultc+ >, G]mserial@48022000ti,am3352-uartti,omap3-uarteuart2��l�H ZI(okay/''4txrxUdefaultc-serial@48024000ti,am3352-uartti,omap3-uarteuart3��l�H@ ZJ (disabled/''4txrxserial@481a6000ti,am3352-uartti,omap3-uarteuart4��l�H` Z,(okayUdefaultc.serial@481a8000ti,am3352-uartti,omap3-uarteuart5��l�H� Z- (disabledserial@481aa000ti,am3352-uartti,omap3-uarteuart6��l�H� Z. (disabledi2c@44e0b000 ti,omap4-i2c+ei2c1�D�ZF(okayUdefaultc/��tps@2d�- ti,tps65910�0�0�0�0�0�0�0�0regulators+regulator@0��vrtc ldo_vrtcregulator@1��vio buck_vdd_ddrregulator@2��vdd1 buck_vdd_mpu' �t?�W regulator@3��vdd2buck_vdd_core' �t?�0Wregulator@4��vdd3 boost_resregulator@5��vdig1 ldo_vdig1regulator@6��vdig2 ldo_vdig2regulator@7��vpll ldo_vpllregulator@8��vdac ldo_vdacregulator@9� �vaux1 ldo_vaux1regulator@10� �vaux2 ldo_vaux2regulator@11� �vaux33 ldo_vaux33regulator@12� �vmmc ldo_vmmc'w@?2Z� 4regulator@13� �vbbbat_vbbm2_eeprom@50 atmel,24c256�P(okayi2c@4802a000 ti,omap4-i2c+ei2c2�H�ZG(okayUdefaultc1���board_24aa025e48@50 atmel,24c02�Pbackplane_24aa025e48@53 atmel,24c02�Spca9532@60 nxp,pca9532�`i�n�s�xrun.red@0�run.green@1�}ons2.red@2�s2.green@3�s1.yellow@4�s1.green@5�pca9530@61 nxp,pca9530�atft-panel@0� �backlight}onmcp79400@6fmicrochip,mcp7940x�oi2c@4819c000 ti,omap4-i2c+ei2c3�H�Z(okayUdefaultc2���mmc@48060000ti,omap4-hsmmcemmc1��� /334txrxZ@�H(okay�4�Udefaultc5�mmc@481d8000ti,omap4-hsmmcemmc2�/''4txrxZ�H�(okay�4�Udefaultc6 7mmc@47810000ti,omap4-hsmmcemmc3�Z�G� (disabledspinlock@480ca000ti,omap4-hwspinlock�H � espinlockwdt@44e35000 ti,omap3-wdt ewd_timer2�D�PZ[can@481cc000ti,am3352-d_caned_can0�H� �8�fck DZ4(okayUdefaultc9can@481d0000ti,am3352-d_caned_can1�H �:�fck DZ7 (disabledmailbox@480c8000ti,omap4-mailbox�H �ZMemailbox,8J %wkup_m3\ o z &timer@44e31000ti,am335x-timer-1ms�D�ZCetimer1��;�fcktimer@48040000ti,am335x-timer�HZDetimer2�<�fcktimer@48042000ti,am335x-timer�H ZEetimer3timer@48044000ti,am335x-timer�H@Z\etimer4�timer@48046000ti,am335x-timer�H`Z]etimer5�timer@48048000ti,am335x-timer�H�Z^etimer6�timer@4804a000ti,am335x-timer�H�Z_etimer7�rtc@44e3e000ti,am3352-rtcti,da830-rtc�D��ZKLertc �8�int-clk (disabledspi@48030000ti,omap4-mcspi+�HZA�espi00/''''4tx0rx0tx1rx1 (disabledspi@481a0000ti,omap4-mcspi+�HZ}�espi10/'*'+','-4tx0rx0tx1rx1(okayUdefaultc=�cfaf240320a032torisetech,otm3225a��B@��(okayusb@47400000ti,am33xx-usb�G@w+ eusb_otg_hs(okaycontrol@44e10620ti,am335x-usb-ctrl-module�D� D�H~phy_ctrlwakeup(okay >usb-phy@47401300ti,am335x-usb-phy�G@~phy(okay�>� ?usb@47401000ti,musb-am33xx(okay�G@G@ ~mccontrolZ�mcotg * :�G?h/@@@@@@@@@@ @ @ @ @ @@@@@@@@@@@ @ @ @ @ @�4rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phy�G@~phy(okay�>� Ausb@47401800ti,musb-am33xx(okay�G@G@ ~mccontrolZ�mcotg * :�GAh/@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@�4rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 �G@G@ G@0G@@@#~gluecontrollerschedulerqueuemgrZ�glue�LZ(okay @epwmss@48300000ti,am33xx-pwmss�H0eepwmss0+ (disabled$wH0H0�H0�H0��H0H0�ecap@48300100ti,am3352-ecapti,am33xx-ecaph�H0��#�fckZ�ecap0 (disabledpwm@48300200"ti,am3352-ehrpwmti,am33xx-ehrpwmh�H0��B# �tbclkfck (disabledepwmss@48302000ti,am33xx-pwmss�H0 eepwmss1+ (disabled$wH0!H0!�H0!�H0!��H0"H0"�ecap@48302100ti,am3352-ecapti,am33xx-ecaph�H0!��#�fckZ/�ecap1 (disabledpwm@48302200"ti,am3352-ehrpwmti,am33xx-ehrpwmh�H0"��C# �tbclkfck (disabledepwmss@48304000ti,am33xx-pwmss�H0@eepwmss2+ (disabled$wH0AH0A�H0A�H0A��H0BH0B�ecap@48304100ti,am3352-ecapti,am33xx-ecaph�H0A��#�fckZ=�ecap2 (disabledpwm@48304200"ti,am3352-ehrpwmti,am33xx-ehrpwmh�H0B��D# �tbclkfck (disabledethernet@4a100000ti,am335x-cpswti,cpswecpgmac0�EF �fckcptss�� � ������JJ+Z()*+w(okayUdefaultcG�mdio@4a101000ti,cpsw-mdioti,davinci_mdio+ edavinci_mdio�B@�J(okayUdefaultcH Islave@4a100200��Imii slave@4a100300��Imii cpsw-phy-sel@44e10650ti,am3352-cpsw-phy-sel�D�P ~gmii-selocmcram@40300000 mmio-sram�@0 w@0+pm-sram-code@0ti,sram� pm-sram-data@1000ti,sram�* elm@48080000ti,am3352-elm�H Zeelm(okaylcdc@4830e000ti,am33xx-tilcdc�H0�Z$elcdc(okaytscadc@44e0d000ti,am3359-tscadc�D��Zeadc_tsc(okay/'5'9 4fifo0fifo1tscti,am3359-tsc/8�Ne"3tadc�ti,am3359-adc�emif@4c000000ti,emif-am3352�LeemifZer�gpmc@50000000ti,am3352-gpmcegpmc��P Zd /'44rxtx��+��  (disabledsham@53100000ti,omap4-shamesham�SZm /'$4rx(okayaes@53500000 ti,omap4-aeseaes�SP�Zg/''4txrx(okaymcasp@48038000ti,am33xx-mcasp-audioemcasp0�H� F@~mpudatZPQ�txrx (disabled/'' 4txrxmcasp@4803c000ti,am33xx-mcasp-audioemcasp1�H� F@@~mpudatZRS�txrx (disabled/' ' 4txrxrng@48310000 ti,omap4-rngerng�H1 Zomemory�memoryԀfixedregulator@0regulator-fixedvbat'6�?6�W 0fixedregulator@1regulator-fixed lis3_regWpanelti,tilcdc,panel(okayUdefaultcJpanel-info���� �"/display-timings240x320p16�c.�7�?@GT`jv����� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d-can0d-can1usb0usb1phy0phy1ethernet0ethernet1spi0spi1device_typeregoperating-points-v2clocksclock-namesclock-latencycpu0-supplysysconphandleopp-hzopp-microvoltopp-supported-hwopp-suspendinterruptsti,hwmodspm-sramrangesreg-namesti,pm-firmware#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsstatusdmasdma-namesrts-gpiors485-rts-active-highrs485-rts-delaylinux,rs485-enabled-at-boot-timevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onpsc0pwm0psc1pwm1default-statelinux,default-triggerti,dual-voltti,needs-special-resetti,needs-special-hs-handlingvmmc-supplybus-widthnon-removablecd-gpios#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyspi-cpolspi-cphati,ctrl_mod#phy-cellsdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftdual_emacbus_freqmac-addressphy_idphy-modedual_emac_res_vlanprotect-execpoolti,wiresti,x-plate-resistanceti,coordinate-readoutsti,wire-configti,charge-delay#io-channel-cellsti,adc-channelsti,no-idleti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsac-biasac-bias-intrptdma-burst-szbppfddsync-edgesync-ctrlraster-orderfifo-thhactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activepixelclk-activede-active