� ���98�(( ��6compulab,omap5-sbc-t54compulab,omap5-cm-t54ti,omap5&7CompuLab CM-T54 on SB-T54chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 �/connector0 �/connector1 �/displaycpuscpu@0�cpuarm,cortex-a15��B@,��`���cpu������cpu@1�cpuarm,cortex-a15��B@,��`���cpu����thermal-zonescpu_thermal��*:A���tripscpu_alertG��S��passive�cpu_critG�HS� �criticalcooling-mapsmap0^ c��������gpu_thermal��*:u���Ptripsgpu_critG�HS� �criticalcore_thermal��*:�tripscore_critG�HS� �criticaltimerarm,armv7-timer0r   &pmuarm,cortex-a15-pmur��interrupt-controller@48211000arm,cortex-a15-gic}�@�H!H! H!@ H!` &�interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu}��H(&�socti,omap-inframpu ti,omap4-mpu�mpu�ocpti,omap5-l3-nocsimple-bus���l3_main_1l3_main_2l3_main_30�D D�0E@r  l4@4a000000ti,omap5-l4-cfgsimple-bus �J"�scm@2000ti,omap5-scm-coresimple-bus�  � scm_conf@0syscon��vscm@2800%ti,omap5-scm-padconf-coresimple-bus �(pinmux@40 ti,omap5-padconfpinctrl-single�@���}���default pinmux_led_gpio_pinsp� pinmux_i2c1_pins���^pinmux_i2c2_pinsxz�apinmux_mmc1_pins0�������hpinmux_mmc2_pinsP  �lpinmux_mmc3_pins0dfhjln�npinmux_wlan_gpios_pins\^�opinmux_usbhost_pins0����hv� pinmux_dss_hdmi_pins���pinmux_lcd_pins2��pinmux_hdmi_conn_pins���pinmux_dss_dpi_pins�������������������������������pinmux_mcspi1_pins �����cpinmux_i2c4_pins���bpinmux_mmc1_aux_pins46�iomap5_padconf_global@5a0sysconsimple-bus��� ���� pbias_regulator@60ti,pbias-omap5ti,pbias-omap�`/ pbias_mmc_omap56pbias_mmc_omap5Ew@]2Z��gcm_core_aon@4000 ti,omap5-cm-core-aonsimple-bus�@  �@ clockspad_clks_src_cku fixed-clock��� pad_clks_ck@108uti,gate-clock� ���*secure_32k_clk_src_cku fixed-clock��slimbus_src_clku fixed-clock��� slimbus_clk@108uti,gate-clock� � ��$sys_32k_cku fixed-clock���;virt_12000000_cku fixed-clock���>virt_13000000_cku fixed-clock��]@�?virt_16800000_cku fixed-clock�Y�@virt_19200000_cku fixed-clock�$��Avirt_26000000_cku fixed-clock�����Bvirt_27000000_cku fixed-clock�����Cvirt_38400000_cku fixed-clock�I��Dxclk60mhsp1_cku fixed-clock����zxclk60mhsp2_cku fixed-clock����{dpll_abe_ck@1e0uti,omap4-dpll-m4xen-clock�������dpll_abe_x2_ckuti,omap4-dpll-x2-clock��dpll_abe_m2x2_ck@1f0uti,divider-clock������abe_24m_fclkufixed-factor-clock����&abe_clk@108uti,divider-clock�����%abe_iclk@528uti,divider-clock���(�abe_lp_clk_divufixed-factor-clock����Edpll_abe_m3x2_ck@1f4uti,divider-clock������dpll_core_byp_mux@12cu ti,mux-clock���,�dpll_core_ck@120uti,omap4-dpll-core-clock�� $,(�dpll_core_x2_ckuti,omap4-dpll-x2-clock��dpll_core_h21x2_ck@150uti,divider-clock��?�P��c2c_fclkufixed-factor-clock����c2c_iclkufixed-factor-clock���dpll_core_h11x2_ck@138uti,divider-clock��?�8�dpll_core_h12x2_ck@13cuti,divider-clock��?�<��dpll_core_h13x2_ck@140uti,divider-clock��?�@�dpll_core_h14x2_ck@144uti,divider-clock��?�D��<dpll_core_h22x2_ck@154uti,divider-clock��?�T�dpll_core_h23x2_ck@158uti,divider-clock��?�X�dpll_core_h24x2_ck@15cuti,divider-clock��?�\�dpll_core_m2_ck@130uti,divider-clock���0�dpll_core_m3x2_ck@134uti,divider-clock���4��Giva_dpll_hs_clk_divufixed-factor-clock����dpll_iva_byp_mux@1acu ti,mux-clock�����dpll_iva_ck@1a0uti,omap4-dpll-clock�������Ep}@�dpll_iva_x2_ckuti,omap4-dpll-x2-clock��dpll_iva_h11x2_ck@1b8uti,divider-clock��?���� �`� dpll_iva_h12x2_ck@1bcuti,divider-clock��?����!$���!mpu_dpll_hs_clk_divufixed-factor-clock����"dpll_mpu_ck@160uti,omap5-mpu-dpll-clock�"�`dlh�dpll_mpu_m2_ck@170uti,divider-clock���p�per_dpll_hs_clk_divufixed-factor-clock����+usb_dpll_hs_clk_divufixed-factor-clock����1l3_iclk_div@100uti,divider-clock������#gpu_l3_iclkufixed-factor-clock�#��l4_root_clk_div@100uti,divider-clock����#�slimbus1_slimbus_clk@560uti,gate-clock�$� �`aess_fclk@528uti,divider-clock�%���(�mcasp_sync_mux_ck@540u ti,mux-clock �&'(��@�)mcasp_gfclk@540u ti,mux-clock �)*$��@dummy_cku fixed-clock�clockdomainsmpu_cm@300 ti,omap4-cm� �clk@20 ti,clkctrl� udsp_cm@400 ti,omap4-cm� �clk@20 ti,clkctrl� uabe_cm@500 ti,omap4-cm� �clk@20 ti,clkctrl� ducm_core@8000ti,omap5-cm-coresimple-bus��0 ��0clocksdpll_per_byp_mux@14cu ti,mux-clock�+��L�,dpll_per_ck@140uti,omap4-dpll-clock�,�@DLH�-dpll_per_x2_ckuti,omap4-dpll-x2-clock�-�.dpll_per_h11x2_ck@158uti,divider-clock�.�?�X��4dpll_per_h12x2_ck@15cuti,divider-clock�.�?�\�dpll_per_h14x2_ck@164uti,divider-clock�.�?�d��=dpll_per_m2_ck@150uti,divider-clock�-��P��6dpll_per_m2x2_ck@150uti,divider-clock�.��P��5dpll_per_m3x2_ck@154uti,divider-clock�.��T��Hdpll_unipro1_ck@200uti,omap4-dpll-clock�� �/dpll_unipro1_clkdcoldoufixed-factor-clock�/���9dpll_unipro1_m2_ck@210uti,divider-clock�/����:dpll_unipro2_ck@1c0uti,omap4-dpll-clock�������0dpll_unipro2_clkdcoldoufixed-factor-clock�0��dpll_unipro2_m2_ck@1d0uti,divider-clock�0����dpll_usb_byp_mux@18cu ti,mux-clock�1����2dpll_usb_ck@180uti,omap4-dpll-j-type-clock�2������3dpll_usb_clkdcoldoufixed-factor-clock�3��dpll_usb_m2_ck@190uti,divider-clock�3�����7func_128m_clkufixed-factor-clock�4��func_12m_fclkufixed-factor-clock�5��func_24m_clkufixed-factor-clock�6���(func_48m_fclkufixed-factor-clock�5��func_96m_fclkufixed-factor-clock�5���8l3init_60m_fclk@104uti,divider-clock�7���yiss_ctrlclk@1320uti,gate-clock�8�� lli_txphy_clk@f20uti,gate-clock�9�� lli_txphy_ls_clk@f20uti,gate-clock�:� � usb_phy_cm_clk32k@640uti,gate-clock�;��@�wfdif_fclk@1328uti,divider-clock�4���(gpu_core_gclk_mux@1520u ti,mux-clock�<=�� gpu_hyd_gclk_mux@1520u ti,mux-clock�<=�� hsi_fclk@1638uti,divider-clock�5���8clockdomainsl3init_clkdmti,clockdomain�3l3main1_cm@700 ti,omap4-cm� �clk@20 ti,clkctrl� ul3main2_cm@800 ti,omap4-cm� �clk@20 ti,clkctrl� uipu_cm@900 ti,omap4-cm�  � clk@20 ti,clkctrl� udma_cm@a00 ti,omap4-cm�  � clk@20 ti,clkctrl� uemif_cm@b00 ti,omap4-cm�  � clk@20 ti,clkctrl� ul4cfg_cm@d00 ti,omap4-cm�  � clk@20 ti,clkctrl� ul3instr_cm@e00 ti,omap4-cm� �clk@20 ti,clkctrl� ul4per_cm@1000 ti,omap4-cm� �clk@20 ti,clkctrl� \udss_cm@1400 ti,omap4-cm� �clk@20 ti,clkctrl� u�l3init_cm@1600 ti,omap4-cm� �clk@20 ti,clkctrl� �u�xl4@4ae00000ti,omap5-l4-wkupsimple-bus �J��counter@4000ti,omap-counter32k�@@ �counter_32kprm@6000ti,omap5-prmsimple-bus�`0 r  �`0clockssys_clkin@110u ti,mux-clock�>?@ABCD���abe_dpll_bypass_clk_mux@108u ti,mux-clock�;��abe_dpll_clk_mux@10cu ti,mux-clock�;� �custefuse_sys_gfclk_divufixed-factor-clock���dss_syc_gfclk_divufixed-factor-clock����'wkupaon_iclk_mux@108u ti,mux-clock�E��Fl3instr_ts_gclk_divufixed-factor-clock�F��clockdomainswkupaon_cm@1900 ti,omap4-cm� �clk@20 ti,clkctrl� \u�qscrm@a000ti,omap5-scrm�� clocksauxclk0_src_gate_ck@310u ti,composite-no-wait-gate-clock�G���Iauxclk0_src_mux_ck@310uti,composite-mux-clock �GH���Jauxclk0_src_ckuti,composite-clock�IJ�Kauxclk0_ck@310uti,divider-clock�K����Xauxclk1_src_gate_ck@314u ti,composite-no-wait-gate-clock�G���Lauxclk1_src_mux_ck@314uti,composite-mux-clock �GH���Mauxclk1_src_ckuti,composite-clock�LM�Nauxclk1_ck@314uti,divider-clock�N����Yauxclk2_src_gate_ck@318u ti,composite-no-wait-gate-clock�G���Oauxclk2_src_mux_ck@318uti,composite-mux-clock �GH���Pauxclk2_src_ckuti,composite-clock�OP�Qauxclk2_ck@318uti,divider-clock�Q����Zauxclk3_src_gate_ck@31cu ti,composite-no-wait-gate-clock�G���Rauxclk3_src_mux_ck@31cuti,composite-mux-clock �GH���Sauxclk3_src_ckuti,composite-clock�RS�Tauxclk3_ck@31cuti,divider-clock�T����[auxclk4_src_gate_ck@320u ti,composite-no-wait-gate-clock�G�� �Uauxclk4_src_mux_ck@320uti,composite-mux-clock �GH�� �Vauxclk4_src_ckuti,composite-clock�UV�Wauxclk4_ck@320uti,divider-clock�W��� �\auxclkreq0_ck@210u ti,mux-clock�XYZ[\��auxclkreq1_ck@214u ti,mux-clock�XYZ[\��auxclkreq2_ck@218u ti,mux-clock�XYZ[\��auxclkreq3_ck@21cu ti,mux-clock�XYZ[\��clockdomainspinmux@c840 ti,omap5-padconfpinctrl-single��@<��}���pinmux_ads7846_pins�dpinmux_palmas_sys_nirq_pins(�_omap5_scm_wkup_pad_conf@cda0&ti,omap5-scm-wkup-pad-confsimple-bus�͠` �͠`scm_conf@0sysconsimple-bus�` �`clocks@0fref_xtal_ckuti,gate-clock���ocmcram@40300000 mmio-sram�@0�dma-controller@4a056000ti,omap4430-sdma�J`0r  ( 5 �dma_system�]gpio@4ae10000ti,omap4-gpio�J� r�gpio1BTd}��fgpio@48055000ti,omap4-gpio�HP r�gpio2Td}�gpio@48057000ti,omap4-gpio�Hp r�gpio3Td}���gpio@48059000ti,omap4-gpio�H� r �gpio4Td}���gpio@4805b000ti,omap4-gpio�H� r!�gpio5Td}�gpio@4805d000ti,omap4-gpio�H� r"�gpio6Td}�gpio@48051000ti,omap4-gpio�H r#�gpio7Td}���gpio@48053000ti,omap4-gpio�H0 ry�gpio8Td}��kgpmc@50000000ti,omap4430-gpmc�P rp]urxtx��gpmc�#�fck}�Tdi2c@48070000 ti,omap4-i2c�H r8�i2c1default^��at24@50 atmel,24c02��Ppalmas@48 ti,palmas�H_default r}���`palmas_usbti,palmas-usb-vid����rrtcti,palmas-rtc&`rpalmas_pmicti,palmas-pmic&`r �short-irq regulatorssmps1236smps123E '�]�`0�smps456smps45E '�]�00smps66smps6E�`]�`0smps76smps7Ew@]w@0smps86smps8E '�]�00smps96smps9E2Z�]2Z�B�0smps10_out2 6smps10_out2ELK@]LK@0smps10_out1 6smps10_out1ELK@]LK@�sldo16ldo1Ew@]w@ldo26ldo2E2Z�]2Z�P���ldo36ldo3E�`]�`0ldo46ldo4Ew@]w@��ldo56ldo5Ew@]w@0ldo66ldo6EO�]O�0ldo76ldo7E��]�� adisabledldo86ldo8E-��]-��0ldo96ldo9Ew@]-��0�jldoln6ldolnEw@]w@0ldousb6ldousbE1�P]1�P0regen36regen30i2c@48072000 ti,omap4-i2c�H  r9�i2c2defaulta�����i2c@48060000 ti,omap4-i2c�H r=�i2c3i2c@4807a000 ti,omap4-i2c�H� r>�i2c4defaultb��at24@50 atmel,24c02��Pi2c@4807c000 ti,omap4-i2c�H� r<�i2c5spinlock@4a0f6000ti,omap4-hwspinlock�J` �spinlockhspi@48098000ti,omap4-mcspi�H � rA�mcspi1v@p]#]$]%]&]'](])]* utx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspi�H � rB�mcspi2v p]+],]-].utx0rx0tx1rx1defaultcads7846@0defaultd ti,ads7846�e���`&fr �f����������� "spi@480b8000ti,omap4-mcspi�H � r[�mcspi3vp]]utx0rx0spi@480ba000ti,omap4-mcspi�H � r0�mcspi4vp]F]Gutx0rx0serial@4806a000ti,omap4-uart�H� rH�uart1��lserial@4806c000ti,omap4-uart�H� rI�uart2��lserial@48020000ti,omap4-uart�H rJ�uart3��lserial@4806e000ti,omap4-uart�H� rF�uart4��lserial@48066000ti,omap4-uart�H` ri�uart5��lserial@48068000ti,omap4-uart�H� rj�uart6��lmmc@4809c000ti,omap4-hsmmc�H � rS�mmc10=p]=]>utxrxTgdefaulthiajmw� �k �kmmc@480b4000ti,omap4-hsmmc�H @ rV�mmc2=p]/]0utxrxdefaultlamm�mmc@480ad000ti,omap4-hsmmc�H � r^�mmc3=p]M]Nutxrxdefaultnoapm�mmc@480d1000ti,omap4-hsmmc�H  r`�mmc4=p]9]:utxrx adisabledmmc@480d5000ti,omap4-hsmmc�H P r;�mmc5=p];]<utxrx adisabledmmu@4a066000ti,omap4-iommu�J` r�mmu_dsp�mmu@55082000ti,omap4-iommu�U  rd�mmu_ipu��keypad@4ae1c000ti,omap4-keypad�J���kbdmcpdm@40132000ti,omap4-mcpdm�@ I �mpudma rp�mcpdmp]A]Buup_linkdn_link adisableddmic@4012e000ti,omap4-dmic�@�I��mpudma rr�dmicp]Cuup_link adisabledmcbsp@40122000ti,omap4-mcbsp�@ �I ��mpudma r�common���mcbsp1p]!]"utxrx adisabledmcbsp@40124000ti,omap4-mcbsp�@@�I@��mpudma r�common���mcbsp2p]]utxrx adisabledmcbsp@40126000ti,omap4-mcbsp�@`�I`��mpudma r�common���mcbsp3p]]utxrx adisabledmailbox@4a0f4000ti,omap4-mailbox�J@ r�mailbox�� mbox_ipu  )mbox_dsp  )timer@4ae18000ti,omap5430-timer�J�� r%�timer14 �q �fcktimer@48032000ti,omap5430-timer�H � r&�timer2timer@48034000ti,omap5430-timer�H@� r'�timer3timer@48036000ti,omap5430-timer�H`� r(�timer4timer@40138000ti,omap5430-timer�@��I�� r)�timer5CPtimer@4013a000ti,omap5430-timer�@��I�� r*�timer6CPtimer@4013c000ti,omap5430-timer�@��I�� r+�timer7Ctimer@4013e000ti,omap5430-timer�@��I�� r,�timer8CPtimer@4803e000ti,omap5430-timer�H�� r-�timer9Ptimer@48086000ti,omap5430-timer�H`� r.�timer10Ptimer@48088000ti,omap5430-timer�H�� r/�timer11Pwdt@4ae14000ti,omap5-wdtti,omap3-wdt�J�@� rP �wd_timer2dmm@4e000000 ti,omap5-dmm�N rq�dmmemif@4c000000 ti,emif-4d5�emif1]p�L rny��emif@4d000000 ti,emif-4d5�emif2]p�M roy��omap_dwc3@4a020000ti,dwc3 �usb_otg_ss�J r]���r�sdwc3@4a030000 snps,dwc3�J$r\\]�peripheralhostotg�tu�usb2-phyusb3-phy �peripheralocp2scp@4a080000ti,omap-ocp2scp�J � �ocp2scp1usb2phy@4a084000 ti,omap-usb2�J@|�v�wx��wkupclkrefclk��tusb3phy@4a084400 ti,omap-usb3�JD�JHdJL@�phy_rxphy_txpll_ctrl�vp�wx��wkupclksysclkrefclk��uusbhstll@4a062000 ti,usbhs-tll�J  rN �usb_tll_hsusbhshost@4a064000ti,usbhs-host�J@ �usb_host_hs� �yz{3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ehci-hsic ehci-hsicohci@4a064800ti,ohci-omap3�JH rLehci@4a064c00 ti,ehci-omap�JL rM �|}bandgap@4a0021e0 �J!� J#, J#�,J#�< r~ti,omap5430-bandgap6�ocp2scp@4a090000ti,omap-ocp2scp�J � �ocp2scp3phy@4a096000ti,phy-pipe3-sata�J `�J ddJ h@�phy_rxphy_txpll_ctrl�vt�xh�sysclkrefclk��~sata@4a141100snps,dwc-ahci�JJ r6�~ �sata-phy �xh�sataLdss@58000000 ti,omap5-dss�X�aok �dss_core ��fck�default�dispc@58001000ti,omap5-dispc�X r �dss_dispc ��fckencoder@58002000ti,omap5-rfbi�X  adisabled �dss_rfbi�#�fckickencoder@58004000 ti,omap5-dsi�X@XB@XC@�protophypll r5 adisabled �dss_dsi1�  �fcksys_clkencoder@58005000 ti,omap5-dsi�X�X�@X�@�protophypll r7aok �dss_dsi2�  �fcksys_clk^�encoder@58060000ti,omap5-hdmi �XX�X�X��wppllphycore reaok �dss_hdmi�   �fcksys_clkp]L uaudio_txi�default�portendpointu� ���portendpoint@0�u����endpoint@1�u����regulator-abb-mpu ti,abb-v26abb_mpu��2� �J�|�J�`J!�J��3�base-addressint-addressefuse-addressldo-address����0�,����regulator-abb-mm ti,abb-v26abb_mm��2� �J�|�J�`J!�J��3�base-addressint-addressefuse-addressldo-address����0�����memory@80000000�memory��fixed-regulator-mmcsdregulator-fixed 6vmmcsd_fixedE2Z�]2Z��mfixed-regulator-vwlan-pdnregulator-fixed6vwlan_pdn_fixedE2Z�]2Z�� �� P���fixed-regulator-vwlanregulator-fixed 6vwlan_fixedE2Z�]2Z�� ��P��pads7846-regregulator-fixed 6ads7846-regE2Z�]2Z��ehsusb2_phyusb-nop-xceiv &� ��|hsusb3_phyusb-nop-xceiv &���}leds gpio-ledsled1 2Heartbeat �� 8heartbeatNoffdisplay!startek,startek-kd050cpanel-dpi2lcddefault� \kpanel-timing���@i q�y(�(�+�� �����portendpointu���connector0hdmi-connector2hdmi�adefault� ��portendpointu���encoder0 ti,tfp410portsport@0�endpointu���port@1�endpointu���connector1dvi-connector2dvi� �portendpointu��� #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0display1display2device_typeregoperating-pointsclocksclock-namesclock-latency#cooling-cellscpu0-supplyphandlepolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramranges#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,index-power-of-twoti,dividersassigned-clocksassigned-clock-rates#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsdmasdma-namesgpmc,num-csgpmc,num-waitpinspagesizeti,system-power-controllerti,enable-vbus-detectionti,enable-id-detectionti,wakeupinterrupt-namesti,ldo6-vibratorregulator-always-onregulator-boot-onti,smps-rangestartup-delay-usstatus#hwlock-cellsti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-invertedwp-invertedcd-gpioswp-gpiosti,non-removable#iommu-cellsti,iommu-bus-err-backreg-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modesyscon-phy-power#phy-cellsport2-modeport3-moderemote-wakeup-connected#thermal-sensor-cellsports-implementedvdd-supplyvdda-supplyremote-endpointlanesdata-linesti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplyenable-active-highreset-gpioslabellinux,default-triggerdefault-stateenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activehpd-gpiosdigitalddc-i2c-bus