� ��S8�([� LG Nexus 5Xlg,bullheadqcom,msm8992��.=I dW  chosendserial0:115200n8cpus.=cpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53arm,armv8���l2-cachecache��timerarm,armv8-timer0�xo_board fixed-clock��$�sleep_clk fixed-clock���vreg-vph-pwrregulator-fixed�okay�vph-pwr�6��6�hwmutexqcom,sfpb-mutex +2�smem qcom,smem@N_soc.=g���� simple-businterrupt-controller@f9000000qcom,msm-qgic2n���� �syscon@f900d000syscon��� timer@f9020000.=garm,armv7-timer-mem��frame@f9021000�� ��� frame@f9023000� � ��0 �disabledframe@f9024000� � ��@ �disabledframe@f9025000� � ��P �disabledframe@f9026000� � ��` �disabledframe@f9027000� ���p �disabledframe@f9028000� ���� �disabledrestart@fc4ab000 qcom,pshold��J�pinctrl@fd510000qcom,msm8994-pinctrl��Q@ ����n�blsp1_uart2_default� pinmux �blsp_uart2 �gpio4gpio5pinconf �gpio4gpio5��blsp1_uart2_sleep� pinmux�gpio �gpio4gpio5pinconf �gpio4gpio5��serial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm���� �l�okay �coreifaceH: defaultsleep ! clock-controller@fc400000qcom,gcc-msm8994�+8��@ �memory@fc428000qcom,rpm-msg-ram��B�@�syscon@fd484000.=syscon��H@�memorytmemory�reserved-memory.=gsmem@6a00000�� L�aliasesS/soc/serial@f991e000 modelcompatibleqcom,msm-idinterrupt-parent#address-cells#size-cellsqcom,board-idqcom,pmic-idstdout-pathcpudevice_typeregnext-level-cachephandlecache-levelinterrupts#clock-cellsclock-frequencystatusregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onsyscon#hwlock-cellsmemory-regionqcom,rpm-msg-ramhwlocksrangesinterrupt-controller#interrupt-cellsframe-numbergpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downclock-namesclockspinctrl-namespinctrl-0pinctrl-1#reset-cells#power-domain-cellsno-mapserial0